💡 Recomiendo: Echa un vistazo también a ofertas de trabajo similares entre las que seguramente encontrarás algo que te interese.
Principal Digital Verification Engineer
Responder al anuncio```html
Job Summary:
A Principal Digital Verification Engineer will define and lead the development of the Digital Verification framework and infrastructure of complex digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions. MPS products include switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.
Essential Functions:
- UVM and System Verilog based Digital Verification environment definition and development.
- VIPs standardization, definition, development and documentation.
- Define VIP’s integration into the Project’s Digital Verification environment.
- Digital Verification Metrics definition for RTL and Gate-Level Verification.
- Test Plan definition and development.
- Digital Verification Automation and Scripting.
- Regression’s infrastructure definition, development and management.
- Close interaction with Senior Digital and Analog Designers to develop VIP models.
- Lead the Digital Verification Team.
- Lead and Supervise Digital Verification Tasks of multiple projects.
- Review Digital Verification Metrics and Results of multiple projects.
- Define and design Digital Verification Top-Level Tests.
- Analyze and debug test results, code coverage and functional coverage.
- Digital Verification estimation, planning and scheduling to meet tape-out dates.
Qualifications:
- PhD/BS/MS in Electrical Engineering with emphasis in Digital Design/VLSI coursework.
- 10+ years of strong experience in ASIC Verification.
- Experience in power management DC-DC convertors + control topologies, such as PWM control, constant–on–time control, and voltage/current mode controls.
- Proficient in Digital Verification Industry Languages (UVM, System Verilog) and Standards.
- Proficient Level in DV skills and areas: Constraint random tests, SV assertions, coverage metrics, analog and digital DV modelling, DV test plans, regression analysis and reports, UVM DV Agents (Monitor, Driver, Scoreboard), etc.
- Solid knowledge and experience working through the entire Digital Design Flow: Specification definition, RTL Verification, Synthesis, P&R, Gate-Level Verification, Power Estimation, ATPG Generation and Simulation, AMS Sims, etc.
- Excellent Knowledge & Use of industry standard ASIC tools/flow for daily work: Digital Simulators, synthesis tools, DFT, LEC, STA, etc.
- Excellent scripting and automation skills using TCL, Python or C/C++.
- Leadership skills to technically guide the DV Team and mentor Jr. DV Designers.
- Good written/verbal communication skills and strong teamwork/collaboration.
- Knowledge/Experience with the following is a plus: automotive standards/FuSA, I2C, I3C, SPI, USB, PMBUS, I2S, CAN, LIN, Embedded MCU(ARM/RISC V) designs and/or SoC development.
- Ability to communicate in Chinese highly desired.
Location:
Barcelona, Spain
Portugal (Lisbon/Porto)
Netherlands (Enschede/Nijmegen)
Switzerland (Tolochenaz)
¡Sea el primero en responder a este anuncio de trabajo!
-
¿Por qué está buscando trabajo en Trabajas.es?
Crear alerta de empleo
Cada día nuevos anuncios de trabajo Puede elegir entre una amplia gama de trabajos: nuestro objetivo es ofrecer una selección lo más amplia posible Déjenos enviar nuevos anuncios por correo electrónico Sea el primero en responder a las nuevas ofertas de empleo Todos los anuncios de trabajos en un único lugar (de empleadores, agencias y otros portales) Todos los servicios para demandantes de empleo son gratuitos Le ayudaremos a encontrar un nuevo empleo